

ABSTRACT

A method and circuit for regenerating clock signals. The method and circuit convert clock signals having either single-ended clock pulses or differential clock pulses into clock signals having substantially the same voltage swing. In one embodiment, the single-ended
5 clock pulses are provided by a TTL logic circuit and the differential clock pulses are produced by a PECL logic circuit.